A pM0S pixel t,o be used in a striplike two-dimensional readout, single-sided detect,or has been developed and t,ested. It is originaly proposed for upgrades of the vertex det,ect,or of t,he BELLE experiment at the KEIi Bfactory in order to overconie low signal-to-noise rat.io of the double-sided silicon st,rip det,ect,or to be used present.ly.
I. INTRODUCTION
In order to overcoine the limit at ions of t,he double-sided silicon strip detector to be used i n tthe first stage of the BELLE-SVD [l] , we propose a pblOS pixel detector for possible upgrades. A theoretical study has been previously published [2] . Figure 1 shows a scheniatic view of the proposed single-sided, two-dimensional readout device. In a 300 p r n thick substrate a p + area is implanted on the back side, and n+ areas are implanted on the top, forming a pin diode. The I Z + area is composed of a 200 puz pitch array of ,I+ wells. Each ti-well is separated from ad-0-7803-3 180-X/96$5.0001996 jncent ones with LOCOS'. A pMOS transistor is implant,ed in each n-well, providing amplification of the signal. The drains of this double drain pM0S transistor are ganged together with met,al strips in X and Y direction, providing a two-dimensional striplike readout on a single-sided device. With a built-in amplification and a pixel configuration a high signal-to-noise ratio is expected for this pMOS pixel detector. T h e design parameters for the pMOS pixel are listed in Table 1 .
B. The Operution principle
T h e operation principle of the PMOS pixel is described in the bottom part of Figure 1 . The detector bias voltage is applied t o the back side p+ implantation while the n-well is grounded through the bias resistor ( R B ) . As in strip detectors, charged particles are detected in the depleted junction. The signal charge (Qo) deposited in the substrate is accumulated on the n-well, and decays through the bias resistor. The accumulated charge provides a voltage shift in the n-well (Vscrb), which modulates the drain current ( I d ) of the pMOS transistor operating in the saturation region. The drain current is then differentiated by the Roc0 network before being fed into the preamplifier.
In similarity with the typical transistor transconduct ance, we define the PMOS pixel back-transconductance (gacrb = dld/dV,,,b) which represents the drain current sensitivity for an input 0 x 1 the n-well node. Providing that the time constant of the differentiation network ( t o = RoCo) is chosen to be much shorter than the decay time in the nwell, the output signal charges are collected by the preamplier. h RC-CR type shaping amplifier which shaping time (r,) equals the differentiation time is used to read out the signal from the drain node. Parameters for the proposed signal processing are listed in ! Ye designed prototypes of the PMOS pixel. They were processed by Seiko 1nstr.Tnc. in a 1.2 pm CMOS teclinology on 4 inch diameter and 300 pm thick wafers. The substrate is a high resistivity n-type (4 kRcm-6 kRcm) silicon, and (100)-oriented. The 1 pm thick gate oxide of the p;\fOS pixel is obtained by growing the gate oxide during the LOCOS fabrication. The bias resistor processed in high resistive polysilicon is included on the prototypes.
Different test structures are designed on independent samples. Each sample consists of a 7x7 n-wells array. The test structure is located in the middle of this array and the outer n-wells are connected together forming the well-ring. The p+ back side implantation is located in the middle of the sample, surrounded by a p+ ring and drawn 500 pin wider than the n-well array, so that the electric field underneath it, is vertically oriented. The pin diode is surrounded on both side by n+ guard-rings which isolate the sensitive area in the middle of the sample, preventing from shorting the pin diode by the die cut. The well-ring and guard-ring on the top side are grounded while the back side guard-ring is kept floating. The n-wells are isolated between each other when the pin diode is fully depleted. As they are implanted in a ntype substrate, electrons may accumulate underneath the LOCOS and short all the detecting elements together. TO prevent this, we add a floating p+ stopper ring around each n-well. For the tests, these 4 x 4 mm2 devices are wire-hounded into a package. The samples comprise two types of test structures: single pixel and 3 x 3 pixels.
B. Samples
Single pixel type prototypes are composed of a single n-well containing a single drain pMOS transistor and a polysilicon bias resistor in between n-well contact and source. This basic structure is used to check the pMOS transistor operation, the electrical properties, the basic operation of the PMOS pixel, as well as the signal amplification and noise performance.
3 x 3 pixels test structures are designed to test the pi\IOS pixel behavior in an array, and determine its position resolution. Composed of 3 x 3 pixels with double drain pMOS transistor in the n-wells, and with the drains X and Y ganged in column and row respectively, this prototype is used to check the feasibility of the striplike idea.
Electrical characteristics of the PMOS pixel have been studied and presented previously [3] . The measured electrical properties such as piti diode leakage current ( I L ) , bias resist,ance, t#otal capa.cit,ance per pixel ( C p ) , t,ra.nsconduct,ance and I~acli-t,rnnscond~ict,a.iice are listed in Table 2 .
RESULTS FROM TESTS

ti. Test with IR light
1) Single pirel:
The feasibiIit,y of using a PMOS pixel as a t,rackitig detector is checked with t,he single pixel test st,ruct,ure. The pMOS t,ransist,or amplifies a signal input on t,lie back gat,e, i.e. a clia.rge accu~nula.t~ion due to ionization by crossitig particles. T h e sigtia.1 generated in t,he p-i-n illuminated by a 1071niii-~~ave-leiigt,li infra-red light is dect,ected on t,lie ti-well node. Tlie basic performances of the p M 0 S pixel such as aliiplification and noise are measured. The out,put> signal at t,he drain node is measured in t,he differentiation readout configuration described in section I.. The measured pulse height, (Signal), t,he signal-to-noise rat,io (S/N=Signal/NoiseRI1.IS) and the deduced charge amplification gain (A=Signal/Refereiice) and electronic noise charge (enc=QoiV/S) are listed in Table 2 .
Tlie expected values of t,he parameters appearing in this table were ca.lcula.ted using the electrical propert,ies measured previously [3] . T h e electronic noise charge is a s expect,ed between 500 t o 600electrons. Even though a charge aniplification gain of about, 8 is calculated a t t,liis operat,ion point,, it is measured t,o be of only about 1.2. This point has been discussed previously [3].
2) 3 x 9 pirels:
Eventually tlie possibility of a striplike readout configuration is checked by shining the IR light on the 3x3 pixels prototype. This sample consists of a n-well array with double drain pillOS transistor implanted in them. Drains S, and 1; are ganged for strip-like readout. No polysilicon bins resistor are included in this sample. T h e output signal is extracted from the drain node in a direct readout configuration mode. t o = 1 ms is chosen to be much larger than the decay time in the n-well, therefore the accuiiiulated charge is directly transfered to the preamplifier. nut such a simple method is very slow and can not he use i n real detector application. Figure 2 shows the dist,ribution of pulse height measured on the l'i strip-like read-out line, when shinning t,he IR light along the X:! line. Tlie pulse height drops correspond to the readout, aluminum lines 011 t,lie prototype, wliere t,lie I R light, is stopped. T h e pulse height, is measured woith a digital oscilloscope wit,li a precision of f O . O . 2 niV. i \ preliminary measurement. of the position resolut,ion oht,;tiiietl is given Figure 3 . I:lq: is t8he analog calculated positioti given by where y~ is the read-out line coordinate and Pi; the pulse height measured on this line. y is the true photon beam impact location. T h e position resolution is calculated to be of 43.8 p7nf 0.98 pm, which is better than the digital position resolution given by 2 0 0 / m . But, as seen on Figure 3 the response is more or less digitized due to the wide-pitch cell configuration with a p+ stopper separation scheme. 
GR
The single pixel type prototype is irradiated with a 133Ba source which emission energy is 81 kev. The detected spectrum is shown in Figure 4 . From this prelimiiiary nieasurenient, the energy resolution of the pM0S pixel is calculated to be of 6.6 k e v f 0.4 kev. . .
in order to summarize we list designed a.nd measured parameters, expected and measured performances of the pM0S pixel, Table 2 .
Energv resolution.
0 The feasibility of a pAlOS pixel for charged part,icle detection \vas checked.
6.6 kev 0 By ganging the pixels in pixel-line a two-dimensional strip-like readout detector can he designed.
0 The possihlity to use the phiOS pixel for radiation measure men t \vas ve r i fied .
Furtlier tests with radioactive sources and particle beam are on going. LVe are now preparing t,lie desigii of improved new prototypes. 
